2 lines
32 B
Plaintext
2 lines
32 B
Plaintext
|
set tool_name "ModelSim (VHDL)"
|
|
set tool_name "ModelSim (VHDL)"
|